

FIG. 1




FIG. 2(a)




FIG. 2(b)




FIG. 2(c)




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9(a)

MODE	INTSEL	BRC	REGISTER
INITIALIZATION	1	↑	SHIFT
PATTERN GENERATION	0	↑	RANDOM

FIG. 9(b)

MODE	INTSEL	RDSEL	BRC	REGISTER	SEED BACKUP REGISTER
INITIALIZATION	1	0	↑	SHIFT	SEED COPY
PATTERN GENERATION	0	0	↑	RANDOM	HOLD
SEED RECOVERY	0	1	↑	RECOVERY	HOLD
SEED UPDATE	1	0	—	—	SEED COPY

FIG. 9(c)

MODE	INTSEL	RDSEL	BRC	REGISTER	SEED BACKUP REGISTER
INITIALIZATION	1	0	↑	SHIFT	SEED COPY
PATTERN GENERATION	0	0	↑	RANDOM	HOLD
SEED RECOVERY	—	1	↑	RECOVERY	HOLD

FIG. 10




FIG. 11




FIG. 12




FIG. 13




Fig. 14(a)

The diagram illustrates a carry chain 700. It is a sequential logic circuit where each stage (701, 702, 703, 704) takes inputs from the previous stage and produces a carry output (C1, C2, ..., Cn-1, Cn). Each stage includes an AND gate (721, 722, 723, 724), an OR gate (731, 732, 733, 734), a D flip-flop (701, 702, 703, 704), and a multiplexer (711, 712, 713, 714). The chain is controlled by SFT_IN, SFT_OUT, and C signals. The output of the chain is CARRY.

MODE	SFTEN	R	C
SHIFT	1	0	↗
RESET	0	1	↗
INCREMENT	0	0	↗

FIG. 15(a)




FIG. 15(b)

	MODE	BINIT	NHGEN	INTSEL	RDSEL	NBEN	HCCKEN
841	INITIALIZATION	1	0	1	0	0	1
842	PATTERN GENERATION	0	0	0	0	0	0
843	SEED RECOVERY	0	1	0	1	0	1
844	NEIGHBORHOOD PATTERN GENERATION	1	1	0	0	1	0



FIG. 16**FIG. 17**



FIG. 18**FIG. 19**

FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26






FIG. 27



[illegible][illegible][illegible]

[illegible][illegible]






FIG. 31(a)*FIG. 31(b)**FIG. 31(c)**FIG. 31(d)**FIG. 31(e)*

FIG. 32(a)

FIG. 32(b)





FIG. 33





FIG. 34

FIG. 35





FIG. 36

FIG. 37




FIG. 38

